chip flat
chip flat

Sparse Processing Unit (SPU)

We’ve built our first-generation hardware platform to achieve the efficiency of an ASIC, while retaining the flexibility of a general purpose accelerator.

The SPU is easy to program, easy to simulate, and easy to deploy, allowing engineers and product managers to get innovative, class-leading products to market quicker.

Efficient

10x larger models| 100x efficiency

First-class hardware support for dual-sparsity neural networks for low memory footprint and high efficiency.

Flexible

Unrestricted to build the impossible

CNNs, RNNs, Transformers, and custom models supported with fine-grain optimization tools.

Scalable

A wider range of applications and scales

Tileable, all-digital core design with 512 kB per core. Can be ported to different process nodes.

SPU-001

Integrate into your system today
WLCSP Bare Die
WLCSP Bare Die

Co-Processor

WLCSP for circuit integration
Bare die for systems in package (SiP) integration

Specifications:

  • 1 MB of on-chip SRAM (10 MB effective with sparsity)
  • 22nm process
  • Sub-mW for speech, audio, and 1-D data
  • SPI interface
SPU-001 IP Core
SPU-001 IP Core

Hardware IP

For System on a Chip (SoC) integration

Specifications:

  • 512 kB of on-chip SRAM per core (5 MB effective with sparsity)
  • Sharable memory
  • 22nm process | portable to any process node
  • Fractional or multi-core configurations
  • AXI interface

Powered by Femtosense

Meet products developed by partners with intelligence enabled by Femtosense
AI-ADAM100
AI-ADAM100

AI-ADAM100

SPU + MCU for on-device voice cleanup and flexible commands in a single affordable package

Specifications:

  • SPU-001 NPU and Cortex-M0+ MCU
  • 64/32 kB MCU code flash memory | 8 kB MCU SRAM
  • 1 MB of NPU SRAM (10 MB effective with sparsity)
  • NPU: 22 nm process | MCU: 130 nm process
  • Sub-mW for speech, audio, and 1-D data
Learn More

Get Started Today

Evaluation Board
Evaluation Board

Evaluation Board (EVB)

PCB with SPU-001 WLCSP for integrating with external host systems

Specifications:

  • Full access to SPU pins on PMOD header
  • 16 Mb onboard SPI Flash
  • 1.8-3.3V operation
  • Headers for easy power measurement
EVK2
EVK2

Evaluation Kit 2 (EVK2)

EVB + Tympan open source hearing aid platform and Tympan connector board

Specifications:

  • Host processor Cortex-M7 with FPU
  • 2x onboard MEMS microphones
  • 3.5mm audio jacks for input/output
  • Micro SD card reader
Start Evaluation

Get updates

Be the first to know about new products and features
PDPA Icon

Notice
This website stores cookies on your computer. These cookies, as specified in our Privacy Policy, are used to collect information about how you interact with our website. We use this information in order to improve and customize your browsing experiences.

Use the “Accept” button to consent to the use of such technologies. Use the “Reject” button to continue without accepting.

Privacy Preferences

We and selected third parties use cookies or similar technologies to store cookies on your computer for technical purposes and, with your consent, for other purposes such as website analytics.

Allow All
Manage Consent Preferences
  • Strictly necessary cookies
    Always Active

    These trackers are used for activities that are strictly necessary to operate or deliver the service you requested from us and, therefore, do not require you to consent.

  • Analytical / performance cookies

    These trackers help us to measure traffic and analyze your behavior with the goal of improving our service.
    Cookies Details

Save